<< [[Glasgow Notes]] Pin 44 needs to be powered for the other IO in bank 3 to work ![[IMG_5073.jpg]] ![[Screenshot 2023-05-25 at 4.53.33 PM.jpg]] LVDS to FPGA pinout: ![[Screenshot 2023-05-16 at 5.21.58 PM.jpg]]